الصفحة 1
الصفحة 1
High performance computing - HiPC 2004 ; 11th International Conference, Bangalore, India, December 19-22, 2004, Proceedings
Keynote Addresses.- Rethinking Computer Architecture Research.- Event Servers for Crisis Management.- DIET: Building Problem Solving Environments for the Grid.- The Future Evolution of High-Performance Microprocessors.- Low Power Robust Computing.- Networks and Games.- Plenary Session - Best Papers.- An Incentive Driven Lookup Protocol for Chord-Based Peer-to-Peer (P2P) Networks.- A Novel Battery Aware MAC Protocol for Ad Hoc Wireless Networks, and other
Fast, Efficient and Predictable Memory Accesses : Optimization Algorithms for Memory Architecture Aware Compilation
Fast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy.
Languages and Compilers for Parallel Computing ; Vol. 2481 : 15th Workshop, LCPC 2002, College Park, MD, USA, July 25-27, 2002, Revised Papers
LCPC 2002 brought together over 60 researchers from academia and research institutions from many countries. The program of 26 papers was selected from 32 submissions. Each paper was reviewed by at least three Program Committee members and sometimes by additional reviewers. Prior to the workshop, revised versions of accepted papers were informally published on the workshop’s website and in a paper proceedings that was distributed at the meeting. This year, the workshopwas organizedinto sessions of papers on related topics, and each session consisted of two to three 30-minute presentations.Based on feedback from the workshop,the papers were revised and submitted for inclusion in the formal proceedings published in this volume. Two papers were presented at the workshop but later withdrawn from the ?nal proceedings by their authors. We were very lucky to have Bill Carlson from the Department of Defense give the LCPC 2002 keynote speech on “UPC: A C Language for Shared M- ory Parallel Programming.” Bill gave an excellent overview of the features and programming model of the UPC parallel programming language.
Languages and Compilers for Parallel Computing ; 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers
This book constitutes the thoroughly refereed post-conference proceedings of the 21th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2008, held in Edmonton, Canada, in July/August 2008.The 18 revised full papers and 6 revised short papers presented were carefully reviewed and selected from 35 submissions. The papers address all aspects of languages, compiler techniques, run-time environments, and compiler-related performance evaluation for parallel and high-performance computing and comprise
Languages and Compilers for Parallel Computing ; 20th International Workshop, LCPC 2007, Urbana, IL, USA, October 11-13, 2007, Revised Selected Papers
This book constitutes the thoroughly refereed post-conference proceedings of the 20th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2007, held in Urbana, IL, USA, in October 2007.The 23 revised full papers presented were carefully reviewed and selected from 49 submissions. The papers are organized in topical sections on reliability, languages, parallel compiler technology, libraries, run-time systems and performance analysis, and general compiler techniques.
Languages and Compilers for Parallel Computing ; 19th International Workshop, LCPC 2006, New Orleans, LA, USA, November 2-4, 2006, Revised Papers
The 19th Workshop on Languages and Compilers for Parallel Computing was heldinNovember2006inNewOrleans,LouisianaUSA.Morethan40researchers from around the world gathered together to present their latest results and to exchange ideas on topics ranging from parallel programming models, code generation,compilationtechniques,paralleldatastructureandparallelexecution models,toregisterallocationandmemorymanagementinparallelenvironments.
Languages and Compilers for Parallel Computing ; 18th International Workshop, LCPC 2005, Hawthorne, NY, USA, October 20-22, 2005, Revised Selected Papers
This book constitutes the thoroughly refereed post-proceedings of the 18th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2005, held in Hawthorne, NY, USA in October 2005. The 26 revised full papers and eight short papers presented were carefully selected during two rounds of reviewing and improvement.
Languages and Compilers for High Performance Computing ; 17th International Workshop, LCPC 2004, West Lafayette, IN, USA, September 22-24, 2004, Revised Selected Papers
Cetus is a compiler infrastructure for the source-to-source transformation of programs. Since its creation nearly three years ago, it has grown to over 12,000 lines of Java code, been made available publically on the web, and become a basis for several research projects. We discuss our experience using Cetus for a selection of these research projects. The focus of this paper is not the projects themselves, but rather how Cetus made these projects possible, how the needs of these projects influenced the development of Cetus, and the solutions we applied to problems we encountered with the infrastructure. We believe the research community can benefit from such a discussion, as shown by the strong interest in the mini-workshop on compiler research infrastructures where some of this information was first presented.
Architecture of computing systems - ARCS 2008 ; 21st International Conference, Dresden, Germany, February 25-28, 2008. Proceedings
This book constitutes the refereed proceedings of the 21st International Conference on Architecture of Computing Systems, ARCS 2008, held in Dresden, Germany, in February 2008.
Architecture of computing systems - ARCS 2007 ; 20th International Conference, Zurich, Switzerland, March 12-15, 2007, Proceedings
The ARCS is reporting hi- quality results in computer architecture and operating systems research.It is also represent a - namic, evolving community that closely follows new research trends and topics. ARCS has evolved towards a strong focus on s- tem aspects of pervasive computing and self-organization techniques (organic and autonomic computing).
Advances in computer systems architecture ; Vol. 3740 ; 10th Asia-Pacific conference, ACSAC 2005, Singapore, October 24-26, 2005, Proceedings
The papers are organized in topical sections on energy efficient and power aware techniques, methodologies and architectures for application-specific systems, processor architectures and microarchitectures, high-reliability and fault-tolerant architectures, compiler and OS for emerging architectures, data value predictions, reconfigurable computing systems and polymorphic architectures, interconnect networks and network interfaces, parallel architectures and computation models, hardware-software partitioning, verification, and testing of complex architectures, architectures for secured computing, simulation and performance evaluation, architectures for emerging technologies and applications, and memory systems hierarchy and management
