"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is ...