Page 2
Page 2
img

High-Performance Modelling and Simulation for Big Data Applications: Selected Results of the COST Action IC1406 cHiPSet

This book is the final compendium of case studies emanated from “High-Performance Modelling and Simulation for Big Data Applications” (cHiPSet).cHiPSet has created a sustainable reference network linking applied research in High Performance Computing (HPC) and Modelling & Simulation to tangibly address Big Data challenges.cHiPSet has also endeavoured to use and exploit results through Open Science practices, i.e., open access publication, open access to data repositories, and open-source software development. A testament to this philosophy, this compendium is set to become a required reference for the fast-changing fields of HPC, Big Data, and Modelling & Simulation.

img

High-Performance Energy-Efficient Microprocessor Design

High Performance Energy Efficient Microprocessor Design is intended to be a useful companion book for every design engineer working in the related areas and a source of technical information as well as a comprehensive reference in the field. It should also serve as the source book for technical and business managers involved in microprocessor based design and manufacture. The chapters are organized in a way which makes it possible to use this book as a textbook for graduate courses in advanced digital and system design. The book is intended to highlight practical problems encountered in designing state of the art processors, while yet covering fundamental principles that are independent of technology.

img

High-Performance Computing ; 6th International Symposium, ISHPC 2005, Nara, Japan, September 7-9, 2005, First International Workshop on Advanced Low Power Systems, ALPS 2006, Revised Selected Papers

This is the joint post-proceedings of the 6th International Symposium on High Performance Computing (ISHPC-VI) and the First International Workshop on Advanced Low Power Systems 2006 (ALPS2006). The post-proceedings also contain the papers presented at the Second HPF International Workshop: - periences and Progress (HiWEP2005) and the Workshop on Applications for PetaFLOPS Computing (APC2005), which are workshops of ISHPC-VI. ISHPC-VI, HiWEP2005 and APC2005 were held in Nara, Japan during September 7–9, 2005. Fifty-eight papers from 11 countries were submitted to ISHPC-VI. After the reviews of the submitted papers, the ISHPC-VI Program Committee selected 15 regular (12-page) papers for oral presentation. In ad- tion, several other papers with favorable reviews were recommended for poster presentation, and 14 short (8-page) papers were also selected.

img

High performance embedded architectures and compilers ; 3rd International Conference, HiPEAC 2008, Göteborg, Sweden, January 27-29, 2008. Proceedings

This book constitutes the refereed proceedings of the Third International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2008, held in Göteborg, Sweden, January 27-29, 2008. The 25 revised full papers presented together with 1 invited keynote paper were carefully reviewed and selected from 77 submissions. The papers are organized in topical sections on Multithreaded and Multicore Processors, Reconfigurable - ASIP, Compiler Optimizations, Industrial Processors and Application Parallelization, Power-Aware Techniques, High-Performance Processors, Profiles: Collection and Analysis as well as Optimizing Memory Performance.

img

High performance embedded architectures and compilers ; 2nd International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007. Proceedings

This book constitutes the refereed proceedings of the Second International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2007, held in Ghent, Belgium, in January 2007. The 19 revised full papers presented together with one invited keynote paper were carefully reviewed and selected from 65 submissions.

img

High performance embedded architectures and compilers ; 1st International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005, Proceedings

The ProgramCommittee received a total of 84 submissions; only 17 were selected for presentation as full-length papers and another one as an invited paper. Each paper was rigorously reviewed by three ProgramCommittee members and at least one external referee. Many reviewers spent a great amount of e?ort to provide detailed feedback. In many cases, such feedback along with constructive shepherding resulted in dramatic improvement in the quality of accepted papers. The names of the Program Committee m- bers and the referees are listed in the proceedings. The net result of this team e?ort is that the symposium proceedings include outstanding contributions by authors from nine countries in three continents. In addition to paper presentations, this ?rst HiPEAC conference featured two keynotes delivered by prominent researchers from industry and academia.

img

High performance computing for drug discovery and biomedicine

Explores the application of high-performance computing (HPC) technologies to computational drug discovery (CDD) and biomedicine. Collects CDD approaches that, together with HPC, can revolutionize and automate drug discovery process, such as knowledge graphs, natural language processing (NLP), Bayesian optimization, automated virtual screening platforms, alchemical free energy workflows, fragment-molecular orbitals (FMO), HPC-adapted molecular dynamic simulation (MD-HPC), and the potential of cloud computing for drug discovery. And delves into computational algorithms and workflows for biomedicine, featuring an HPC framework to assess drug-induced arrhythmic risk, digital patient applications relevant to the clinic, virtual human simulations, cellular and whole-body blood flow modeling for stroke treatments, prediction of the femoral bone strength from CT data, and many more subjects.

img

High performance computing for computational science - VECPAR 2004 ; 6th International conference, Valencia, Spain, June 28-30, 2004, Revised Selected and Invited Papers

VECPAR is a series of international conferences dedicated to the promotion and advancement of all aspects of high-performance computing for computational science, as an industrial technique and academic discipline, extending the fr- tier of both the state of the art and the state of practice. The audience for and participants in VECPAR are seen as researchers in academic departments, g- ernment laboratories and industrial organizations. There is now a permanent website for the series, http://vecpar.fe.up.pt, where the history of the conf- ences is described. ThesixtheditionofVECPARwasthe?rsttimetheconferencewascelebrated outside Porto – at the Universitad Politecnica de Valencia (Spain), June 28–30, 2004.

img

High performance computing and communications ; Vol.3726 ; 1st International Conference, HPCC 2005, Sorrento, Italy, September, 21-23, 2005, Proceedings

Constitutes the refereed proceedings of the First International Conference on High-Performance Computing and Communications, HPCC 2005, held in Sorrento, Italy. This book includes 76 revised full papers and 44 revised short papers. These papers are organized in topical sections on network protocols, routing, and algorithms; and others.

img

High performance computing ; 4th International Symposium, ISHPC 2002, Kansai Science City, Japan, May 15-17, 2002. Proceedings

The objective of this symposium is to exchange the latest research results in software, architecture, and applications in HPC in a more informal and friendly atmosphere. I am delighted that the symposium is, like past successful ISHPCs, comprised of excellent invited talks, panels, workshops, as well as high-quality technical papers on various aspects of HPC. We hope that the symposium will provide an excellent opportunity for lively exchange and discussion about - rections in HPC technologies and all the participants will enjoy not only the symposium but also their stay in Kansai Science City.

img

High performance computing - HiPC 2008 ; 15th International Conference, Bangalore, India, December 17-20, 2008. Proceedings

This book constitutes the refereed proceedings of the 15th International Conference on High-Performance Computing, HiPC 2008, held in Bangalore, India, in December 2008.The 46 revised full papers presented together with the abstracts of 5 keynote talks were carefully reviewed and selected from 317 submissions. The papers are organized in topical sections on applications performance optimizazion, parallel algorithms and applications, scheduling and resource management, sensor networks, energy-aware computing, distributed algorithms, communication networks as well as architecture.

img

High performance computing - HiPC 2007 ; 14th International Conference, Goa, India, December 18-21, 2007, Proceedings

This book constitutes the refereed proceedings of the 14th International Conference on High-Performance Computing, HiPC 2007, held in Goa, India, in December 2007. The 53 revised full papers presented together with the abstracts of five keynote talks were carefully reviewed and selected from 253 submissions.

img

High performance computing – HiPC 2005 ; 12th International Conference, Goa, India, December 18-21, 2005, Proceedings

Contains the refereed proceedings of the 12th International Conference on High-Performance Computing. Beginning with the keynote section and the presentation of the 2 awarded best contributions, this book is organized in topical sections on algorithms, applications, architecture, systems software, communication networks, and systems and networks.

img

High performance computing - HiPC 2004 ; 11th International Conference, Bangalore, India, December 19-22, 2004, Proceedings

Keynote Addresses.- Rethinking Computer Architecture Research.- Event Servers for Crisis Management.- DIET: Building Problem Solving Environments for the Grid.- The Future Evolution of High-Performance Microprocessors.- Low Power Robust Computing.- Networks and Games.- Plenary Session - Best Papers.- An Incentive Driven Lookup Protocol for Chord-Based Peer-to-Peer (P2P) Networks.- A Novel Battery Aware MAC Protocol for Ad Hoc Wireless Networks, and other

img

Grid economics and business models ; 5th International workshop, GECON 2008, Las Palmas de Gran Canaria, Spain, August 26, 2008. Proceedings

This volume constitutes the refereed proceedings of the 5th International Workshop on Grid Economics and Business Models, GECON 2008, held in Las Palmas de Gran Canaria, Spain, August 2008.The 10 full papers included in this volume were carefully selected from 27 submission. They aim at presenting current results and innovative research in the area of grid economics. The papers are organized in topical sections on grid business modeling, market mechanisms for the grid, grid markets, and grid architectures.The proceedings are rounded off by 9 project reports that give an overview of the current and ongoing research in grid economics.

img

Grid economics and business models ; 4th International workshop, GECON 2007, Rennes, France, August 28, 2007, Proceedings

In the third contribution, Altmann and colleagues formulate a taxonomical - proach to Grid business models. They survey the development and origin of Grid technologies and focus on the importance of business-directed values when trying to commercialize today’s Grids. Therein, they identify the reduction of costs, the - provement of efficiency, the creation of novel products and services as well as the quality and collaboration between companies as key factors for the differentiation of Grid business models.

img

Grid computing in life science ; 1st International Workshop on Life Science Grid, LSGRID 2004 Kanazawa, Japan, May 31-June 1, 2004, Revised Selected and Invited Papers

Researchers in the ?eld of life sciences rely increasingly on information te- nology to extract and manage relevant knowledge. The complex computational and data management needs of life science research make Grid technologies an attractive support solution. However, many important issues must be addressed before the Life Science Grid becomes commonplace. The 1st International Life Science Grid Workshop (LSGRID 2004) was held in Kanazawa Japan, May 31–June 1, 2004. This workshop focused on life s- ence applications of grid systems especially for bionetwork research and systems biology which require heterogeneous data integration from genome to phenome, mathematical modeling and simulation from molecular to population levels, and high-performance computing including parallel processing, special hardware and grid computing.

img

Euro-Par 2020 : Parallel Processing ; 26th International Conference on Parallel and Distributed Computing, Warsaw, Poland, August 24–28, 2020, Proceedings

This book constitutes the proceedings of the 26th International Conference on Parallel and Distributed Computing, Euro-Par 2020, held in Warsaw, Poland, in August 2020. The conference was held virtually due to the coronavirus pandemic. The 39 full papers presented in this volume were carefully reviewed and selected from 158 submissions. They deal with parallel and distributed computing in general, focusing on support tools and environments; performance and power modeling, prediction and evaluation; scheduling and load balancing; high performance architectures and compilers; data management, analytics and machine learning; cluster, cloud and edge computing; theory and algorithms for parallel and distributed processing; parallel and distributed programming, interfaces, and languages; multicore and manycore parallelism; parallel numerical methods and applications; and accelerator computing.

img

Euro-Par 2007 Workshops : Parallel Processing ; HPPC 2007, UNICORE Summit 2007, and VHPC 2007, Rennes, France, August 28-31, 2007, Revised Selected Papers

Parallel and distributed processing , although within the focus of computer science research for along time ,is gainingmore and more importance in awidespectrum of applications. These proceedings aim to demonstrate the use of parallel and distributed processing concepts in diferent application felds, and attempt to spark interest in novel research directions to advance the embracing model of high-performance computing research in general. The objective of these workshops is to specifcally address researchers c- ing from university, industry and governmental research organizations and application-oriented companies, in order to close the gap between purely sentifc research and the applicability of the research ideas to real-life problems.

img

Euro-Par 2007 Parallel Processing ; 13th International Euro-Par Conference, Rennes, France, August 28-31, 2007, Proceedings

This book covering support tools and environments; performance prediction and evaluation; scheduling and load balancing; compilers for high performance; parallel and distributed databases; grid and cluster computing; peer-to-peer computing; distributed systems and algorithms; parallel and distributed programming; parallel numerical algorithms; distributed and high-performance multimedia; theory and algorithms for parallel computation; high performance networks; mobile and ubiquitous computing.

Results Per Page