Book Details


CMOS Single Chip Fast Frequency Hopping Synthesizers For Wireless Multi-Gigahertz Applications

Publication year: 2007

ISBN: 978-1-4020-5928-5

Internet Resource: Please Login to download book

The book describes an efficient design and characterization methodology that has been developed to study loop trade-offs in both open and close loop modelling techniques. This is based on a simulation platform that incorporates both behavioral models and measured/simulated sub-blocks of the chosen frequency synthesizer. The platform predicts accurately the phase noise, spurious and switching performance of the final design. Therefore excellent phase noise and spurious performance can be achieved while meeting all the specified requirements. The design methodology reduces the need for silicon re-spin enabling circuit designers to directly meet cost, performance and schedule milestones. The developed knowledge and techniques have been used in the successful design and implementation of two high speed multi-mode fractional-N frequency synthesizers for the IEEE 801.11a/b/g standards. Both synthesizer designs are described in details.

Subject: Engineering, 802.11, CMOS, Delta-sigma, Fractional-N, Frequency, IEEE 80, Memory Management Unit, Modulation, Noise-shapping, Standards, Switch, Synthesizer, Transceiver, communication, integrated circuit