Page 1
Page 1
Clock Generators for SOC Processors : Circuits and Architectures
On the architectural level, the discussion includes PLL analysis using continuous-time as well as discre- time models, linear and nonlinear effects of PLL performance, and detailed analysis of locking behavior.
